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Abstract:
As the world ofmobile multimedia computing continues to grow, so does the need for
small, high performance, low power microchips. The implementation of the software
algorithms used in these systems therefore has become an increasingly important issue in
more recent applications. In order to realize the goals of our technological society and
keep up with the speed at which computing technology is growing, the hardware
implementation of these algorithms must be examined.
This thesis describes the implementation and system simulation of four image
binarization algorithms. The first algorithm is a simple global thresholding algorithm,
while the remaining three adapt to the luminescent properties of the image. A high-level
design philosophy was utilized throughout the course of the research. Each algorithm
was first modeled in MATLAB, implemented and simulated in VHDL, and then
synthesized to an FPGA where their operation was tested using a custom PC interface.
High-level programming methods were used in both the modeling and VHDL
implementations of the algorithms.
The algorithms were synthesized to an Altera 20K200E FPGA on the Excalibur NIOS
development board. Of the four algorithms, the local thresholding algorithm would not
synthesize due to the high-level VHDL loop commands which were utilized in the
implementation. The remaining three, global thresholding, running average thresholding,
and quick adaptive thresholding were synthesized and written to the target device with
7.12%, 89.76% and 58.52% utilization of the devices on the FPGA respectively. The
global thresholding algorithm achieved a clock frequency of 62.1 MHz, running
thresholding achieved 17.6 MHz, and quick thresholding obtained a frequency of 21.4
MHz.
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Glossary
HDL (Hardware Description Language) [1] - Programming language that is used to
describe and model the operation of discrete hardware components.
Programming methods include behavioral, dataflow, and structural.
ASIC (Application Specific Integrated Circuit) [1] - Custom circuit designed to perform
one task repeatedly and very efficiendy.
VHDL [1] - The specific hardware description language used in this research.
Verilog [1] - Another example of a hardware description language.
FPGA (Field Programmable Gate Array) [1] - An integrated circuit that can be
programmed aftermanufacturing and can be used in the design of custom chips.
PDA (Personal Digital Assistant) [1] - Small, mobile computing device that provides
personal informationmanagement and portable multimedia capabilities.
MATLAB [2] - An engineering tool for performing numerical calculations with matrices
and vectors. In this project, it was used to model the algorithms before their
implementation in VHDL.
Image Binarization [7] - Process of converting each pixel of an image from n-bits to
one bit (black or white).
Global Thresholding [7] - Binarization technique whereby a predetermined global value
is used as the threshold between black and white.
Adaptive Thresholding [8] - Term used to describe any of the image binarization
methods whereby the threshold for a given pixel is determined dynamically by the
lighting properties of the image.
Local Thresholding [8] - Binarization technique whereby the threshold for each pixel is
dynamically determined by examining awindow ofpixels around it.
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Chapter 1: Introduction
1.1 Purpose ofHDL Image Processing Research
Mobile multimedia computing is on the rise and as a result, so is the need for smaller,
higher performance, and lower power microprocessors. Standard software algorithms are
no longer suitable for real-time image processing tasks such as streaming video and on-
the-fly image manipulation. The hardware implementation of these algorithms must be
examined so that technology can keep up with the demands ofbusiness and society.
Since designing a full-custom ASIC is time consuming and very expensive, VHDL or
Verilog can be considered as valid, cost-effective approaches. Implementation strategies
are flexible and the performance of modern day FPGAs rivals that of current
microprocessors.
FPGAs containing image and video processing algorithms will eventually find their way
into PDA's, scanners, printers, and digital cameras, as well as home personal computers.
These chips may be specific to their target application or may be reprogrammable to have
awide range ofuses. Regardless ofhow they are used, FPGAs will play a very important
role in the future ofmobile multimedia computing.
1.2 Design Philosophy
A high-level design philosophy was utilized throughout the course of this project. This
simply means that high level programming techniques were used for both the MATLAB
modeling and the VHDL implementation. The Figure below shows the steps of the
design process.
K
MATLAB High-Level VHDL Synthesis FPGA
Figure 1.1 - Design Philosophy
Initially, the algorithms were modeled using MATLAB. This was done to gain a better
understanding of the theory behind the algorithms and also to establish baseline
comparisons with which to compare the results of the VHDL implementations.
The next step was to implement the algorithms in VHDL using behavioral descriptions
developed from the MATLAB code. A protocol was made for passing information into
and out of the system and the overall operation was encapsulated in a simple state
machine. A testbench was created for each algorithm to gather data from text files and
supply the required data in the correct order.
The final step was to synthesize these high-level behavioral algorithms, write them to the
target FPGA, and verify the results through the use of a PC interface. The goals were to
see how the tools made use of the available hardware and how the algorithms performed
overall.
The results obtained were analyzed mainly in a qualitative fashion, looking at the quality
and clarity of the resulting images. Two quantitative results were obtained however
which provide a good indication of how the synthesis tools handled the behavioral
algorithms. These two numbers are the utilization percentage of FPGA logic elements
and maximum operating frequency of the chip while running each algorithm.
1.3 DevelopmentHardware
There are numerous manufacturers of programmable logic devices and development
boards in existence today, each with their own lines of FPGAs which vary tremendously
in price and performance. It is a good idea, from the beginning, to identify the target part
so that design tools and implementation details can be chosen selectively.
The development board used in this research is made by Altera Corporation and is called
the Excalibur NIOS Development Kit. This kit, which includes the development board
itself, bundled software, and documentation, provides much more functionality than was
needed for the scope of the project. This board was chosen for its flexibility, fairly large
size FPGA, ease of use, and low cost. A picture of the development board can be seen in
Figure 1.2.
Figure 1.2 - Altera Excalibur NIOS Development Board
The NIOS development board has a five volt tolerant header that interfaces directly to
certain pins on the FPGA. Through this, the data could be sent using standard TTL level
inputs. A C program was written to imitate the actions of the testbench in order to verify
the operation of the algorithms in the chip.
1.4 Related Work
In the early 1960's, the idea of reconfigurable computing was born with the aid ofpeople
like Gerald Estrin [REF 1]. With recent trends in technology - increasing performance
accompanied by decreasing cost - more research in this area has taken place in both the
academic and commercial arenas, specifically dealing with high-performance
implementations for custom and reconfigurable hardware.
Research and development in this particular design space tends to be oriented in one of
two directions - high-level software and compiler based designs, or low-level and
structural designs.
High-level design projects manifest themselves in a few different forms. Some
researchers study existing compilers and synthesis tools to take behavioral code and
synthesize directly to hardware, while other researchers focus their efforts on designing
compiler algorithms to do the same. Others develop their own programming languages
and suites of tools to accomplish the same end goal.
At the International Symposium on Field Programmable Gate Arrays in 2001, Jan Frigo,
Maya Gokhale, and Dominique Lavenier presented a paper entitled Evaluation of the
Streams-C C-to-FPGA Compiler: An Applications Perspective [REF 2]. Their work
involves an existing language called Streams-C, which is a synthesizable subset of
instructions from the C programming language plus a small group of libraries and
communication protocols. Using the Streams-C compiler, they synthesize four
applications written in Streams-C. In addition, they implement the same algorithms using
Register-Transfer-Level (RTL) and structural VHDL. All implementations are
synthesized to the AMC Wildforce board which uses Xilinx 4036 FPGAs. Their goal is
to compare and contrast the performance of the different methods to gauge the
effectiveness of the Streams-C compiler in synthesizing parallel, pipelined designs from
behavioral code.
Malay Haldar, AnshumanNayak, Alok Choudhary, and Prith Banerjee presented a paper
entitled Automated Synthesis of Pipelined Designs on FPGAs for Signal and Image
Processing Applications Described in MATLAB at the International Conference on
Compilers, Architectures, and Synthesis for Embedded Systems in November of 2000
[REF 3]. Their work involves the development of a compiler algorithm to take
MATLAB code and create structural VHDL. The VHDL is then passed into a
commercial synthesis tool and implemented on a Xilinx XC4028 FPGA. The compiler
has the ability to optimize the VHDL through loop pipelining. To test the effectiveness
of their compiler, they use five image processing benchmarks each implemented in three
different methods. The first implementation is hand-coded structural VHDL, the second
is un-optimized VHDL generated by then compiler, and the third is VHDL passed
through their compiler with optimizations enabled.
At the Conference on Programming Language Design and Implementation in June of
2002, Byoungro So, Marry Hall, and Pedro Diniz of the University of Southern
California presented A Compiler Approach to Fast Hardware Design Space Exploration
in FPGA-Based Systems, a paper describing parallelizing compiler development [REF 4].
Their goal is to integrate high-level compilers with existing behavioral synthesis tools to
provide researchers and developers a method to take C programs directly to hardware
which is optimized for the demands of todays technology. This paper presents a specific
compiler algorithm for creating pipelined behavioral VHDL from C code. They compare
the performance of the same compiler algorithm with different levels ofparallelization on
five differentmultimedia algorithms.
In June of 2003, Heidi Ziegler, Mary Hall, and Pedro Diniz, again with the University of
Southern California, presented a paper entitled Compiler-Generated Communication for
Pipelined FPGA Applications at the 40th Annual Design Automation Conference [REF
5]. Their work began with the adaptation of the Stanford SUIF compiler showing how
different communication schemes affected the performance. Their compiler takes a
standard sequential C implementation of an image processing kernel, and compiles it
using four different communication techniques to pipelined behavioral VHDL. This
VHDL is compiled with a standard VHDL compiler and simulated in software to
compare the performance of the four communication methods.
Alex Jones, Debabrata Bagchi, Satrajit Pal, Xiaoyong Tang, Alok Choudhary, and Prith
Banerjee presented a compiler in their paper PACTHDL: A C Compiler TargetingASICs
and FPGAs with Power and Performance Optimizations at the International Conference
on Compilers, Architecture, and Synthesis for Embedded Systems in October of 2002
[REF 6]. Their paper introduces PACT HDL, a flexible C to HDL compiler which
delivers high performance synthesized designs which focus on minimizing power
consumption. Using five signal processing benchmarks, they compare the power
consumption ofPACT HDL optimized designs against unoptimized designs.
Computer Science students and faculty at Colorado State University have been
examining HDL implementations of various algorithms for the past few years. In
October of 1998 at the Workshop on Reconfigurable Computing (PACT'98) in Paris,
France, W. Najjar, B. Draper, A.P.W. Bdhm, and R. Beveridge presented a paper entitled
"The Cameron Project: High-Level Prograrnming of Image Processing Applications on
Reconfigurable Computing Machines" [REF 7]. Their goal is to develop tools to aid in
the implementation of image processing algorithms in reconfigurable computers, making
itmore widely accessible.
In July of 2000, Colorado State University students and faculty again presented their
latest work, this time at the IEEE International Conference on Application-Specific
Systems, Architectures, and Processors (ASAP '00) in Boston, Massachusetts [REF 8].
They had developed a high-level programming language called SA-C with a compiler to
generate VHDL and the binaries for programming reconfigurable hardware. In
September of that same year, they published another paper on the same subject which
was presented at the Fifth IEEE International Workshop on Computer Architectures for
Machine Perception (CAMP'00) [REF 9].
The faculty and students at Colorado State University have done much more research,
published more papers, and spoken at numerous conferences and educational institutions
since that time. Their most recent publication is entitled "Implementing Image
Applications on FPGAs" and was presented in August of 2002 at the International
Conference on Pattern Recognition in Quebec City [REF 10]. For more detailed
information on the Cameron Project, visit http://www.cs.colostate.edu/cameron/
Researchers in the low-level design space spend time breaking high-level designs down
into the smaller structural components which make them up. They take these structural
components and use them as building blocks for the complex algorithms, ultimately
synthesizing structural VHDL. They compare hardware performance to software
performance and figure out ways to take advantage of this speedup in hardware.
In February of 2002, Srdjan Coric, Miram Leeser, and Eric Miller of Northeastern
University, and Marc Trepanier ofMercury Computer Systems, Inc. presented a paper at
the International Symposium on Field Programmable Gate Arrays entitled Parallel-Beam
Backprojection: An FPGA Implementation OptimizedforMedical Imagingwhich marked
the first application of reconfigurable computing to medical imaging [REF 11]. Their
research involves the implementation of the parallel-beam backprojection algorithm
which is a very common method for image reconstruction from dense projection data
used in the medical imaging field. The algorithm is implemented using discrete structural
components and parallelized to further increase the performance. In the end, they
compare the performance of the parallelized hardware against non-parallel hardware and
a software implementation on two target consumer grade microprocessors.
Jorg Ritter and Paul Molitor of Martin-Luther-University Halle-Wittenberg in Halle,
Germany presented their paper entitled A Pipelined Architecture for Partitioned DWT
Based Lossy Image Compression Using FPGAs at the International Symposium on Field
Programmable Gate Arrays in February 2001 [REF 12]. Their research deals with the
pipelined hardware implementation of the two-dimensional discrete wavelet transform
for lossy image compression on an FPGA development board using external memory.
At the Annual ACM Design Automation Conference in June of 1998, Jens Peter
Wittenburg, et alii presented their paper, Realization of a Programmable Parallel DSP
for High Performance Image ProcessingApplications [REF 13]. Their research involves
the implementation of the HiPAR-DSP on a custom ASIC chip. The DSP is designed
using VHDL descriptions and synthesized in a 0.5um CMOS process.
In 2002 at the International Conference on Computer Graphics and Interactive
Techniques, Pavel Zemcik of the Brno University of Technology presented a paper
entitledHardwareAcceleration ofGraphics and ImagingAlgorithms Using FPGAs [REF
14]. His paper describes his work in taking a general purpose DSP and pairing it with a
reconfigurable FPGA co-processor for performing complex image processing tasks.
A July 10, 2000 press release details the success story of VisiCom - "VisiCom Uses
Xilinx FPGAs for a Reconfigurable Image Processing
Module" [REF 15]. Annapolis
Microsystems has had great success in the commercial arena as well with their
reconfigurable signal processing boards.
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1.5 RelatedWork in Adaptive Thresholding
A recent survey of thresholding algorithms and techniques was published in the Journal
of Electronic Imaging entitled A Survey Over Image Thresholding Techniques and
Quantitative Performance Evaluation. This paper categorizes thresholding algorithms
into six distinct categories including Histogram Shape-Based, Clustering-Based, Entropy-
Based, Object Attribute-Based, Spatial, and Local methods [REF 23].
Histogram-Based thresholding algorithms work by analyzing the shape of the image's
histogram [REF 23]. Convex hull thresholding is one example of a histogram-based
algorithm which works by using concavity points to choose the threshold for a particular
image. In the sample histogram in Figure 1.3, two potential threshold values are
identified with red arrows.
n
3f
Figure 1.3 - Histogram-Based Thresholding Example
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Clustering-Based thresholding methods work by assigning each pixel to one of two
particular clusters determined by fitting Gaussians to the histogram [REF 23]. One
example of a clustering-based thresholding method is iterative thresholding. T.W. Ridler
developed an iterative thresholding algorithm based on a two-class Gaussian mixture
model. For a given number of iterations, a new threshold is determined as the average of
the foreground and background class means until the differential between the new
threshold and the previous threshold becomes sufficiently small [REF 23]. The following
equations can be used to describe this algorithm.
mf(T) +mb(T)
Top, = lun
where
mf(Tn) = T!g=oSP^) and mb(T) = Y?g=Tm^gp{g)
Equation 1.1 - Iterative Thresholding Equations
Entropy-Based methods use the entropy of the distribution of gray levels in an image to
determine the threshold for the image [REF 23]. Entropic thresholding analyzes the
foreground and background as distinct signals, ofwhich the threshold is determined when
the sum of the two entropies reach a maximum. J. N. Kapur, P. K. Sahoo, and A. K. C.
Wong quantize this by the following equations [REF 23].
12
Top,=argmax[Hf(T) + Hb(T)
where
Hf(T) = and Hb(T) = i^log^j *'g=o prp\ P(T) *-ig=T+\ pff\ p(T)
Equation 1.2 Entropic Thresholding Equations
Object Attribute-Based thresholding algorithms use similarities between an image and
already binarized version of the same image to determine the threshold [REF 23]. An
example of an object attribute-based method is edge field matching thresholding, where
an edge field created from the original image is compared to an edge field from the
binarized image. The global threshold is taken as the value that maximizes the overlap of
the two edge field images being compared [REF 23]. This concept can be described by
the following equation.
Top, = arg mmiEgray PI Ebmary (T)]
where
Egray - edSe field from original grayscale image
Ebmary = edge field from binary image
Equation 13 - Edge Field Matching Thresholding Equations
Spatial thresholding methods use both the gray value distribution and properties of
neighboring pixels to determine a threshold value [REF 23]. Co-occurance thresholding
recognizes the fact that two images could have identical histograms with different
n*
order entropies due to spatial structure. Threshold is then determined partially by
13
considering the co-occurance probability of each pixel's horizontal and vertical
neighbors [REF 23].
Locally adaptive thresholding algorithms are a class of algorithms where the threshold is
detennined per pixel based on any number of local statistics [REF 23]. The simplest
method of local thresholding, Local Variance, determines the threshold by the local mean
and standard deviation calculated for a given window ofpixels, bxb, around the pixel of
interest [REF 23]. W. Niblack uses the following equation to determine the threshold
where m is the mean of pixels in the window and a is the standard deviation. Using
Niblack'
s method, O. D. Trier and A. K. Jain show that using b = 15 and k = -0.2
produces satisfactory results.
T(i, j) = m(i, j) + k- a(i, j)
Equation 1.4 - Niblack's Local Variance Equations
J. Sauvola and M. Pietaksinen's method improves upon Niblack's method by using the
following equation with k = 0.5 and R = 128 [REF 23].
T(i,j) =m(i,j) + \l + k
vQJ) j
R
Equation 1.5 - Sauvola and Pietaksinen's Local Variance Equations
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The three adaptive thresholding algorithms studied in this thesis all fall into the locally
adaptive category. These types of algorithms lend themselves best to low-memory,
hardware implementations where data is streamed in and out.
15
Chapter 2: Algorithm Theory
2.1 Image Thresholding - A Global Scheme
The purpose of thresholding is to segment an image by setting all pixels whose intensity
is greater than a certain threshold value to one intensity level, while setting the pixels
whose intensity is less than that threshold to another intensity level. Typically
thresholding is used to binarize an image - that is to change all pixels to zero or one, zero
being black and one being white. The purpose of this would be to reduce the size of the
image and is beneficial in applications such as fax machines and copy machines.
Standard thresholding uses a global threshold value for the entire image. If the pixel of
interest is less than the global threshold, the new pixel is set to black. If the pixel of
interest is greater than the global threshold, the new pixel is set to white. An example of
this method can be seen below where the specified global threshold is 105 for a test
image that can be assumed to be eight-bit grayscale.
Global Thresholding
Threshold = 105
Figure 2.1 - Global Thresholding Example
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2.2 Adaptive Thresholding
Adaptive thresholding differs from standard thresholding in that the threshold is
dynamically changed as the image is processed, making it possible to accommodate
images with dramatic lighting changes [REF 16]. Three adaptive thresholding methods
were chosen for this project and are explained in great detail below. Since the focus of
this project was for embedded real-time applications, algorithms were chosen that stream
pixels in and out rather than read an entire image, process it, and then produce the new
image. The chosen algorithms also have lowermemory requirements.
2.2.1 Local Thresholding
Local thresholding is to statistically determine the threshold level based on a window of
surrounding pixels, with the pixel of interest at the center. One of the following methods
might be used to determine the threshold for a particular pixel:
T = mean
T = median
-or
-
max+min
T =
2
Equation 2.1 - Possible Local Thresholding Equations
In order to get a valid representation, the size of the considered region must be fairly
large. In contrast, choosing a region that is too large goes against the assumption that
each region has uniform intensity [REF 16]. The following example uses a window size
17
of 3x3 and the median method of determining the threshold, again, assuming that the
original image is an eight-bit grayscale image.
Local Thresholding
Window Size = 3x3
Figure 2.2 - Local Thresholding Example
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D. .. 100 + 110 + 80 + 85
MnePixel #1 : = 93.75
P/*g/#2:100 + 110 + 140 + 80 + 85 + 139=109
. .., 110+ 140 + 145 + 85 + 139 + 140 r cPixel #3 : = 126.5
. 1Jic 100 + 110+ 80 + 85 + 75 + 78 00Pixel #5 : = 88
,^100+ 110+ 140+ 80+ 85 + 139+ 75 + 78 + 139 1/iri1Pixel #6 : = 1 05. 1 1
Etc.
Figure 2.3 - Local Thresholding Example (Equations)
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2.2.2 RunningAverage Thresholding
In the running average algorithm, the threshold is determined continually as the data
stream changes. The horizontal running average, Y(i), for a given pixel, (i,j), can be
calculated by the following difference equation, given an image, myimage. that is an
arbitrary size:
7(/) = Y(i - 1) + f[my _ image(i, j) - y(i - 1)]
Equation 2.2 - Running Average Thresholding (Horizontal Average)
Figure 2.4 - Horizontal Running Average
The function {[delta] is a weighting function which returns the change in average
between successive points in a scan line [REF 17]. For the sake of example, let the
weighting function f[my image (i,j) -y(i - 1)] be given by:
f[x] = 0.2x[my_ image(i, j) - y(i - 1)]
Equation 23 - Running Average Thresholding (Horizontal Weighting Function)
20
The actual threshold is determined bv a combination of the horizontal and vertical
running averages.
Figure 2.5 - Running Averages (Combination)
The vertical running average, Z(j), is calculated similarly by the following function:
ZU) =Z(j-l) + g[Y(i)-ZU-l)]
Equation 2.4 - Running Average Thresholding (Vertical Average)
Figure 2.6 - Vertical Running Averages
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The function g[Y(i) - Z(j - 1)] is a special weighting function like f[delta] which can be
given by:
gM = o.2x[r(o|y.-z(j-i)]
Equation 2.5 - Running Average Thresholding (VerticalWeighting Function)
The final judgment is determined by the following equation [REF 17]:
If my_image(ij) < z(j) then BLACK else WHITE
Equation 2.6 - Running Average Thresholding (Final Determination)
The following examples use the above equations to determine the threshold for each
pixel, again, assuming an eight-bit grayscale original image. For the first sample image
and weighting functions, this algorithm produces a completely white image. This result
does not indicate that the algorithm produces insufficient results, but that the input image
did not have enough contrast to clearly define regions ofblack and white. For illustrative
purposes, a second example is also given which yields a binary image with both black
and white pixels.
22
Running Average Thresholding
Figure 2.7 - Running Average Thresholding Example 1
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Y(0) = 100 (first pixel)
Z(0) = 0 + 0.2(100-0) = 20
.'. Pixel #1 -> #7#r
F(l) = 100 + 0.2(110-100) = 102
Z(0) = 0 + 0.2(102-0) = 20.4
.'. Pixel #2 -+ WHITE
7(2) = 102 + 0.2(140 -102) = 109.6
Z(0) = 0 + 0.2(109.6-0) = 21.92
.-. Pixel #3-WHITE
7(0) = 80 (y?r^ pixel)
Z(l) = 20 + 0.2(80-20) = 32
.-. Pzxe/ #5- FF///TE
Etc.
Figure 2.8 - Running Average Thresholding Example 1 (Equations)
24
Running Average Thresholding
Figure 2.9 - Running Average Thresholding Example 2
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7(0) = 232 (first pixel)
Z(0) = 0 + 0.2(232-0) = 46.4
.-. Pixel #1 -> FFH77E
7(1) = 232 + 0.2(230 - 232) = 23 1 .6
Z(0) = 0 + 0.2(23 1.6-0) = 46.32
.-. Pixel #2 -> WHITE
7(2) = 23 1 .6 + 0.2(224 - 23 1 .6) = 230.08
Z(0) = 0 + 0.2(230.08 - 0) = 46.016
/. Pixel #3 ->WHITE
7(0) = 230 (first pixel)
Z(\) = 46.4 + 0.2(230 - 46.4) = 83.12
.-. Pixel #5 ->> 0H77E
Etc.
Figure 2.10 - Running Average Thresholding Example 2 (Equations)
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2.2.3 QuickAdaptive Thresholding
Quick adaptive thresholding is a very basic algorithm that lends itself nicely to a
hardware implementation because of its quickness and low memory constraints. A
moving weighted average is calculated from the last
's'
pixels seen, which requires only
one pass through the document. This differs from the running average algorithm because
the average is not confined to one specific row or column, but a specific number ofpixels
[REF 18]. This has implications on the way in which the pixels are accessed - left to
right, right to left, or alternating between the two. It turns out that each method produces
strikingly different results.
Figure 2.11 - QuickAdaptive Thresholding (Left to Right Scheme)
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Figure 2.12 - Quick Adaptive Thresholding (Right to Left Scheme)
Figure 2.13 - QuickAdaptive Thresholding (Alternating Scheme)
It was found from Wellner's research that about 1/8 of the width of the image yields the
best results. Therefore,
's' is determined by:
s =
Number of Columns
Equation 2.7 - Quick Adaptive Thresholding (Determination ofs')
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The average is computed as an approximation of the average of the last 's' pixels,
specifically weighted by the pixel of interest. The following formula is used to calculate
the approximated average, G(s):
G(s + l) =G(s)- G(s) ,
Current Pixel Value}
V s )
Equation 2.8 - Quick Adaptive Thresholding (Weighted Average)
The actual threshold is computed as a percentage of the average, G(s). This percentage is
given by the amount above or below the average that the threshold should be, rather than
an absolute percentage of the average. The following formula is used to calculate the
threshold for each pixel:
T(n) =G(s)- { 100 )
Equation 2.9 - QuickAdaptive Thresholding (Threshold Calculation)
The following example uses the above equations to determine the threshold for each
pixel, again, assuming an eight-bit grayscale original image. For this example, assume
that the number of columns is 32, making s = 4, and that t = 15. Also assume that the
pixels are analyzed alternating from left to right and right to left.
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Running Average Thresholding
Figure 2.14 - Quick Thresholding Example
30
:>JUU G(s) = 0-- +0 100
I I
I )
4 4
()
,100,
.'. Pixe/ #1 -> J*7//r
25
r() = 25 = 21.25
G(s) = 25- + = 46.25
4 4
T(n) = 46.25
^85^
= 39.3125
vlOOy
Pzxe/ #2- ^/Y/r
G(,) = 46.25-^^ +^ = 69.68
T(n) = 69.68
4
^ 85 ^
vlOOy
.". P/xe/ #3 -> ^/7/7/
4
= 59.23
G(,) = 88.51-== +^ = 101.383
f 85 ^
T(n) = 100.49-Uoo,
.-. Pixe/ #5 -+ JPH77E
= 86.1751
Etc.
Figure 2.15 - Quick Thresholding Example (Equations)
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Chapter 3: AlgorithmModeling
The first step in implementing these algorithms was to model them using MATLAB in
order to assess the feasibility of implementing them in hardware and give some insight
into the best way to do so. It would have been very simple to read in the whole image
and process the image when all pixel values were known. This method would have been
useless as a step in this process though. Instead, temporary buffers were created and
filled sequentially to simulate input data entering into the algorithm at one pixel per clock
cycle - in this case, a clock cycle was represented by one iteration through a loop.
For the MATLAB algorithms, the native functions
'imreadO'
and
'imwriteO'
were used
to read in and write out image data in any format specified.
3.1 Global Thresholding
The modeling of the global thresholding algorithm in MATLAB was trivial, as no
previous pixel information is required to compute the new pixel value. In addition, no
state information must be stored to compute the new pixel values. For each pixel coming
into the algorithm, decide black or white based on the given global threshold
The MATLAB code for the global thresholding algorithm is contained in the file
"myGlobal.m"
and can be seen in Appendix A on page A-l.
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3.2 Local Thresholding
Two different versions of the local thresholding algorithm were implemented. The first
version used a fixed window size of nine pixels - 3x3 - and was done to gain a better
understanding of how the algorithm worked. The second version was designed to be
much more flexible and operate on a variable window size - the goal for the VHDL
implementation. In addition, the fixed window size version was used to verify the
operation of the variable window size version using a window size of 3x3. Since the
fixed window size version is simply a specific case of the variable version, all
explanations will be with respect to the variable implementation with the fixed 3x3
implementation used for illustrative purposes.
It does not make sense to have a window size that has an even number of pixels on each
side, considering the pixel of interest must be in the exact center of the window. To
correct for this, a check was put in the code for each algorithm such that, if an even
window size was specified, the given window size + 1 was used.
As stated before, a temporary buffer was used to hold pixels as they entered the
algorithm. The size of the buffer required to implement this algorithm is equal to
(window size + 1) by the number of columns in the image. Pixels can actually start being
Window Size -I) >r , ,-,-,,
processed once Number of Columns +
Window Size + 1
pixels
have been read. On each successive cycle, one pixel is read into the buffer and one pixel
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at the center of the window is analyzed. This can best be illustrated through the
following example. The red pixel is the pixel of interest at the center of the window,
while the blue pixel is the pixel being filled from the input source. The example assumes
a window size of 3x3 and begins at the time when enough pixels have been read to begin
processing.
Row 1
r <
Row 1
Row 2
Row 3
Row?
Row 1
Row 2
Row 3
Row?
Row 1
Row 2
Row 3
Row?
Legend
Pixel of Interest
i i
w m m m m 4
Window
Area
RowX Row Being Filled
Pixel Being Filled
Figure 3.1 - Local Thresholding Buffer Example (Row 1)
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Row 2 Row 3
Row 1
Row 2
r
Row 3
'
Row 4 J
Row 5
Row 2
Row 3
Row 4
Row 5 ]
^Row 2 )
Row 3
Row 4
Figure 3.2 - Local Thresholding Buffer Example (Rows 2 & 3)
The interesting thing to note from the above illustration is what happens when row five
begins to be read in. Since the algorithm has finished processing row one, the values
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contained there begin to be overwritten by the new values coming in. This circular 2-
dimensional matrix minimizes the amount of required storage within the algorithm.
Row 4
Row 5
Row 2
V
Row3
Row 4
Row 5
Row 2
Row 3
Row 4
Row 5
Row 6
Row 3
Row 4
Row 5
Row 4
Row 3 i Y (
UJ
Row 5
Row 6 j
Row 3
Row 4
Figure 3.3 - Local Thresholding Buffer Example (Rows 4 & 5)
The above illustration shows how the window wraps around from the end of the buffer
back to the beginning as processing continues. This brings up the next important
implementation detail - calculating the window extremities for each pixel.
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The x coordinates - position within the horizontal row - are easy to calculate. The start
coordinate is the center pixel minus (window size - 1) / 2 while the end coordinate is the
center pixel plus (window size + 1) / 2. If the calculated limits of the window lie outside
the bounds of the image, then row 1 is used for the starting x coordinate or the number of
rows is used for the ending x coordinate, depending on which edge of the image is being
analyzed.
The y coordinates - vertical position within the circular buffer - are much more
complicated. They must be implemented using saturating counters that can be both
incremented and decremented. Again, this is further complicated by the fact that the
window coordinates must be adjusted if the pixel of interest is at the top or bottom of the
image. An overall row counter must be maintained so that the absolute position in the
image is known in addition to the relative position of the row within the circular buffer.
The MATLAB code for the two versions of the local thresholding algorithm is contained
in the files "myLocal3.m" and "myLocalX.m" and can be seen in Appendix A on pages
A-2 & A-5 respectively.
3.3 RunningAverage Thresholding
The running average algorithm is similar to the global thresholding algorithm in that
pixels are analyzed as they are input. Storage elements are still required however to keep
track of the running averages for each row and column, which ultimately determine the
new pixel value.
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The size of the buffer required to implement this algorithm is 2 x the number of columns
in the image. The first row in the buffer is used to store the horizontal averages while the
second is used to store the vertical averages.
Since no previous information is available upon reading the first pixel, the first calculated
horizontal average is set equal to that pixel value. The horizontal averages for the rest of
the pixels in the first row are slightly biased by this assumption. For the entire first row
of pixels, the previous vertical running average was taken as zero. This slightly affects
the results for the successive rows, but as more image information is read, the averages
quickly become a more accurate representation of the image's light intensity at that
location in the image.
The weighting functions, f( x ) and g( y ), were taken as simple linear functions, both
equal to 0.02 x (Current - Previous Average). Using a linear function simplified the
coding and the calculation. Although a more complex function might have produced
better results, choosing the weighting function could have been another entire research
project in itself, which was beyond the scope of this project.
The MATLAB code for the running average thresholding algorithm is contained in the
file "myRunningAvg.m" and can be seen inAppendix A on page A-9.
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3.4 Quick Adaptive Thresholding
As stated in section 2.2.3, choosing the way in which the quick thresholding algorithm
accesses the pixels plays an important role in the quality of the output. It was decided,
since it had been shown to produce the best results, that the alternating scheme would be
used to determine the new pixel values.
-
'
=
'p=x= . -
Figure 3.4 - Quick Thresholding Pixel Analysis Order
In order to implement this alternating access method, some pixels must be buffered in
order to process the data stream continually. The size of the buffer required to store this
information is 2 x the number of columns in the image. To make the processing easier,
the two storage rows in the buffer were implemented as one continuous row, laid end to
end. Processing occurs repeatedly from start to end of the buffer - in the center, the
connectivity exists as row 1, last pixel, to row 2, last pixel, effectively implementing the
alternation. One row needs to be read in advance in order to have the required
information available at the time it is needed. The illustration below clearly shows how
this is accomplished.
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Sample Image
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And so on...
Figure 3.5 - Quick Thresholding Buffer Implementation
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The weighted average is calculated simply as described in section 2.2.3. For the
MATLAB implementation, the percentage offset was taken as a parameter passed into
the function.
The MATLAB code for the quick adaptive thresholding algorithm is contained in the file
"myQuick.m"
and can be seen in Appendix A on page A-l 1 .
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Chapter 4: VHDL Implementation
In making the transition from MATLAB to VHDL, it was decided to implement the
algorithms using separate data path and control sections. VHDL synthesis tools handle
state machines very well, so a simple state machine was created to separate the different
functions of the algorithm - reset, reading image width and height, reading algorithm
parameters, and processing pixels. This fundamental concept was utilized in all VHDL
implementations.
The state diagrams for the different algorithms are essentially the same with intermediate
steps added or removed based on the number of parameters required to be read in. As an
example, the state diagram for the global thresholding algorithm can be seen on the
following page.
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Note IS_DONE is an internally
generated signal that determines
when the algorithm has finished
processing the entire image.
DATA_VALID = '0
RESTTt^T
DATA_VALID = '0'
RESEfb^'1
DATA_VALID = '0"
REST>?=T
Figure 4.1 - State Diagram for VHDL Implementations
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A common I/O interface was designed so that all algorithms could be tested using similar
mechanisms. The details of the I/O can be seen in the table below:
Description
The 8-bit information being read in
Indicates to the hardware that valid data is
present atDATAJN [7:0]
Asynchronous reset
System clock - device is driven by an external
clock and must be in sync with the device
supplying the data
Binary pixel data output
Single bit indicating if the data on
DATAOUT is valid and should be read by the
receiver of the information
Asserted when the algorithm has finished
processing the entire image
4.1 - I/O List
Since implementing floating point in VHDL is complicated, integer divide operations
were used where floating point divisions were previously used in MATLAB. Some
truncation occurred, but added additional margin in places where margin was already
being applied.
For each of the four algorithms, an 'end
pixel'is calculated based on the number or rows,
number of columns, and the nature of the algorithm. A counter is maintained within the
hardware, and when this counter equals the 'end pixel', the ISDONE signal is asserted
allowing the state machine to exit the Process state and enter the Done state. This will be
discussed in more specific detail in the sections below.
Port Direction
DATAJN [7:0] INPUT
DATA_READY INPUT
RESETL INPUT
CLOCK INPUT
DATAOUT OUTPUT
DATAJVALID OUTPUT
DONE OUTPUT
Table
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Testing of the VHDL code was accomplished through the use of a testbench. The
testbench reads in image data from a text file and sends the new image information to a
new text file. The .ppm ASCII image format is used for testbench implementation
simplicity. Image information including the image format designation, the maximum
pixel value, image dimensions, and all pixel values are given as ASCII text values and
can be read in using simple VHDL I/O operations. The VHDL testbench is contained in
the file "thresholdingtestbench.vhd" and can be seen in Appendix B on page B-l .
4.1 Global Thresholding
Since the global thresholding algorithm requires no internal storage space, there is only
one Process state. When valid pixels are being read in, valid pixels are also being sent
out. The end pixel is calculated simply as the number of rows multiplied by the number
of columns.
END
_
PLXEL = NUM
_
ROWS NUM
_
COLS
Equation 4.1 - Global Thresholding End Pixel
The VHDL code for the quick adaptive thresholding algorithm is contained in the file
"globalthreshold.vhd"
and can be seen in Appendix B on page B-21 .
4.2 Local Thresholding
In the local thresholding algorithm, a certain number of pixels must be read in before
valid pixels can be sent to the output. As a result, two Process states - Process 1 and
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Process2 - are created in the state machine. In Processl, DATAVALID is equal to
'0'
while in Process2 it is equal to T. The end pixel must be calculated accordingly to
account for the extra time at the beginning.
END
_
PIXEL = (NUM
_
ROWS NUM
_ COLS) +
((NUM
_
COLS NUM
_
EACH
_ SIDE) + (NUM _ EACH _ SIDE + 1))
- where -
WINDOW SIZE -I
NUM EACH SIDE
~
2
Equation 4.2 - Local Thresholding End Pixel
In the local thresholding implementationwith fixed window size, the number of pixels on
each side of the center pixel is known so it makes the calculation easier. The VHDL code
for the two versions of the local thresholding algorithm is contained in the files
"local_rhreshold_3.vhd"
and
"local_threshold.vhd"
and can be seen in Appendix B on
pages B-26 & B-36 respectively.
4.3 Running Average Thresholding
The ninning average algorithm is similar to global thresholding in that no pixel
information is required to be stored; therefore the equation for calculating the end pixel is
exactly the same. The VHDL code for the running average thresholding algorithm is
contained in the file
"mnning_avg_threshold.vhd''
and can be seen in Appendix B on
page B-46.
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4.4 QuickAdaptive Thresholding
The quick adaptive thresholding algorithm requires that one complete row has been read
in before the pixels can be processed. Therefore, the end pixel is given as:
END
_
PIXEL = NUM
_
ROWS NUM
_
COLS + NUM
_
COLS
Equation 43 - Quick Thresholding End Pixel
The VHDL code for the quick adaptive thresholding algorithm is contained in the file
"quickthreshold.vhd"
and can be seen in Appendix B on page B-52.
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Chapter 5: FPGA Synthesis
In the transition from VHDL software simulation to FPGA synthesis, it was discovered
that the native VHDL arrays being used as storage elements in the adaptive thresholding
algorithms were being physically constructed from the standard logic elements in the
FPGA rather than the specific memory cells. This severely limited the number of storage
elements that could fit inside the target FPGA and consequently the size of the images
that could be processed. As a result, limits were placed on the size of the images that
could be processed using the physical hardware.
5.1 TestHardware
Altera'
s Nios Development Kit was used as the hardware on which to run the image
processing algorithms. This kit was chosen for a number of reasons. First of all, it is a
complete kit containing a development board which interfaces directly to a PC, all
required connectivity hardware, development software, and full product documentation.
It has a moderately sized consumer grade FPGA, the APEX 20KE (EP20K200EFC484),
and is fairly inexpensive. Overall it is a flexible platform which could have a wide range
of uses in undergraduate classes, and this was a good opportunity to evaluate its
performance.
One unknown at the beginning of the project was how to test the algorithms once they
had been written to the hardware. The Nios development board provided an easy and
convenient way to do this.
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The development board itself has a 5V tolerant header for accessing all of the I/O pins of
the FPGA device. This made it possible to implement a TTL logic interface to the FPGA
which could be driven by a simple C program. An interface board was created with
LEDs for debugging purposes, and a C program was written which transferred
information to and from the FPGA through the parallel port of a standard PC. The
schematic of the TTL interface can be seen on the following page in Figure 5.1. The C
code for the implementation of the I/O interface can be seen in Appendix C on pages C-
30, C-37, and C-44.
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<9>
$ I $
D7 D6 D5 D4 D3 D2 D1 do
Data|6]
<8>
Data[5]
<7>
Data[4]
<6>
Data|3)
<5>
Data:2;
<4>
Data[l]
<3>
Data{Ol
<2>
.
<? <
DATA READY
1 I
<14> /
/JesrapK v:.
' Status[3]
<15>
,
'
Status(5]
<12>
,
' Status|6]
.
<10>
,
DATA VALID DONE
R19 )
Figure 5.1 - Interface Board Schematic
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5.2 Global Thresholding
The global thresholding algorithm was implemented in hardware with no changes to the
simulated VHDL. Since storage elements were not required for this algorithm, it could
work on images up to the maximum specified size which was set by the upper bound of
an integer in VHDL. The synthesized VHDL for the global thresholding algorithm can
be seen in Appendix C on page C-l .
53 Local Thresholding
The implementation of the local thresholding algorithm in hardware provided the greatest
challenge throughout the entire project. It was clear that a fixed window size was
required to simplify the calculation of the threshold. It was also known that the largest
amount of storage space was required as well as the most complicated memory accesses.
For these two reasons, it was not possible to implement the local threshold algorithm
using the behavioral VHDL that had already been written. Even when the image size was
shrunk to 3 pixels square, it would not synthesize.
The reason for this is apparent in the implementation. As stated before, a state machine
was created to separate the different functions of the algorithm. In the calculation of the
threshold, for a given pixel and a given widow size of 3x3, there are a maximum of nine
total memory accesses in one state, or clock cycle in this case. This would have required
the use of a RAM with nine read ports. In addition, a write to the memory occurs in the
same cycle, so one write port on the RAM would also be needed.
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Even using the standard modules provided by Altera could not have allowed this
implementation to work. There are two ways which could have worked to implement
this algorithm in hardware. One way would be to completely isolate the memory reads to
their own clock cycle, effectively adding 8 stages to the execution. This would change
the input and output timing - one pixel would be read in per clock cycle while a new
pixel value would be created once every nine cycles. The input timing would have had to
change such that one value was read every nine cycles to match the output timing. Since
a standard interface was used for all algorithms, this was not really an option.
The second waywould be to clock the state machine and the RAM using different clocks.
If a faster clock was used to clock the RAM, it would be possible to get nine values out in
one clock cycle of the state machine. This could be realized by implementing a divide-
by-nine counter inside of the FPGA or driving two distinct clock signals into the device.
Since only one external clock was used to both drive the algorithm and synchronize the
input and output data neither of these solutions are possible.
This was further complicated by an incomplete development environment. Altera
provides VHDL code for specialty modules such as RAM cells and Arithmetic Logic
Units which is designed to utilize the hardware optimally when synthesized. Since the
VHDL libraries for these specialty Altera modules were not available on the development
workstation, they could not be simulated properly in the development stages of the
project.
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As a result, it was decided that the local thresholding algorithm would not be
implemented in hardware because it would require a complete restructuring of both the
VHDL and the I/O interface code. The code on which synthesis was attempted for the
local thresholding algorithm can be seen in Appendix C on page C-6.
5.4 Running Average Thresholding
The quick adaptive thresholding algorithm was implemented with minimal changes from
the simulated version. The operating image size was reduced to 127 pixels square and all
integer divide operations were replaced divisions where the divisor is a power of two,
effectively turning it into a simple shift operation. If a structural approach was taken in
implementing this algorithm, a standard divider module could have been used in this
situation. The synthesized VHDL for the running average thresholding algorithm can be
seen in Appendix C on page C-17.
5.5 QuickAdaptive Thresholding
The quick adaptive thresholding algorithm underwent the same basic changes as the
running average algorithm. The image size was decreased to 127x127 and the integer
divide functions were changed to divide by a constant power of 2. The synthesized
VHDL for the quick thresholding algorithm can be seen in Appendix C on page C-23.
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Chapter 6: Results andAnalysis
The resulting images from this project can be seen in Appendix D. In the end, 20 sample
images were used to test the thresholding algorithms. No output images were obtained
from the hardware for the local thresholding algorithm because the VHDL would not
synthesize due to its complexity.
6.1 General Conclusions
The resulting images must be analyzed in a qualitative fashion due to their subjective
nature. Some general conclusions can be drawn about the differences between the four
algorithms. Clearly the global scheme is the simplest and produces clean results, but
requires an intelligent user to choose an appropriate threshold for each image which
cannot be done optimally for images with varying average intensity. With the given 3x3
window, the local thresholding algorithm is very susceptible to noise. By increasing the
window size, noise can be greatly reduced since the threshold for any given pixel
represents a more accurate average taken over a larger area. The performance of these
algorithms against themselves given different input parameters is not the focus of this
project and therefore no additional images using a larger window size were produced.
Given a conservative set of input parameters, the quick thresholding and running average
thresholding algorithms both produce clean output, each of which excel in different
situations. From the resulting images obtained, the quick thresholding algorithm seems
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to handle images better, while the running average method produces cleaner output on
pages with pure text.
6.2 Quantitative Results
In the modeling stage, the runtime of each algorithm was recorded. The following table
shows the runtimes for each image and the corresponding size of each image.
# Pixels Time (Seconds)
Image Width Height Global Local Running Quick
01_test.jP9 400 525 20 304 70 172
02_test.j pg 400 518 14 309 69 171
03_test.j pg 400 518 16 339 73 177
04_test.j pg 400 530 18 324 68 183
05_test.j pg 400 526 18 311 72 184
06_test.j pg 400 547 20 312 75 191
07_test.j pg 400 550 20 367 75 206
08_test.j pg 400 529 18 285 76 162
09_test.j pg 400 529 18 283 69 167
10_test.jpg 400 533 17 283 70 153
11_test.jpg 400 523 19 282 68 157
12_test.jpg 400 518 15 289 62 170
13_test.jpg 400 533 19 286 66 174
14_test.jpg 400 533 19 292 68 171
15_test.jpg 400 245 5 138 30 76
16_test.jpg 400 536 18 298 71 175
17_test.jpg 540 540 17 449 90 239
18_test.jpg 540 540 18 427 98 249
rockefeller.jpg 960 1280 225 1482 451 941
yankees.jpg 1280 960 176 1490 441 932
Table 6.1 - Algorithm Runtime (MATLAB)
The following table shows the clock speed and FPGA logic utilization for each of the
synthesized algorithms. Again, the local thresholding algorithm would not synthesize, so
no synthesis data is available.
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Algorithm Frequency Utilization (%)
Global 62.1 MHz 7.12
Local :-' : - ; M;- ;-/\r :
Quick 21.4 MHz 58.52
Running Average 17.6 MHz 89.76
Table 6.2 - Synthesis Results
6.3 Analysis
Each of the algorithms used in this project are single pass and can operate on and produce
continuous streams of data. Some of them require that pixels be stored temporarily until
enough data had been read to begin processing. As the number of pixels approaches
infinity however, each algorithm requires the same number of clock cycles to complete.
More complex adaptive thresholding algorithms store whole images or scan pixel data
repeatedly to determine the optimum threshold for any particular pixel. For both types of
algorithms, single and multiple pass, the complexity is of order 0(n), even in the multiple
pass cases since the integer number is not considered in the complexity. The more
complex algorithms are still slower because they must complete more actions per clock
cycle, resulting in a slower clock frequency, and therefore will take longer overall to
completely process an image.
The ideal design for the local thresholding algorithm would have been a pipelined
implementation with a fixed window size. The behavioral code that was written used
nested for loops which worked great in simulation but would not synthesize - these
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statements frequently synthesize to asynchronous logic and take up too much real estate
on the FPGA, while making circuit timing uncontrollable.
Even though the local thresholding algorithm would not synthesize, the project objectives
were met successfully. Three relatively complex image processing algorithms were
implemented in VHDL using purely behavioral code and synthesized to hardware in
order to illustrate the benefits of using VHDL, the comparative performance of the three
algorithms - both qualitative and quantitative, and the trials of taking a high level VHDL
design all the way to a physical implementation. In this project it's not the end result that
matters, but the process of getting there and the experience and knowledge that was
gained along the way.
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